




AMD Duron™ Processor Model 3

Revision Guide



Preliminary Information

© 2000 Advanced Micro Devices, Inc.
All rights reserved.

The contents of this document are provided in connection with Advanced Micro Devices, Inc. (“AMD”) products. AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in AMD’s Standard Terms and Conditions of Sale, AMD assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right.

The AMD products described herein may contain design defects or errors (“Product Errata”) that causes the AMD products to deviate from published specifications. Currently characterized Product Errata may be available upon request.

AMD’s products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of AMD’s product could create a situation where personal injury, death, or severe property or environmental damage may occur. AMD reserves the right to discontinue or make changes to its products at any time without notice.

Trademarks

AMD, the AMD logo, and combinations thereof, AMD Athlon, AMD Duron, AMD-751, and AMD-756 are trademarks of Advanced Micro Devices, Inc.

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

Revision History

Date	Rev	Description
June 2000	B	Initial NDA release.
August 2000	C	Added A2 errata
September 2000	D	Minor changes to usage of product name
December 2000	E	Added errata #11; Revision History

AMD Duron™ Processor Model 3 Revision Guide

The purpose of the *AMD Duron™ Processor Model 3 Revision Guide* is to communicate updated product information on the AMD Duron Processor Model 3 to designers of computer systems and software developers. This guide consists of four sections:


- **Product Marking Identification:** This section, which starts on page 2, provides product types, product revisions, OPNs (Ordering Part Numbers), and product marking information.
- **Product Errata:** This section, which starts on page 3, provides a detailed description of product errata, including potential effects on system operation and suggested workarounds. An erratum is defined as a deviation from the product's specification. A product errata may cause the behavior of the AMD Duron Processor Model 3 to deviate from the published specifications.
- **Revision Determination:** This section, which starts on page 8, shows the AMD Duron Processor Model 3 identification numbers returned by the CPUID instruction for each revision of the processor.
- **Technical and Documentation Support:** This section, which starts on page 9, provides a listing of available technical support resources. It also lists corrections, modifications, and clarifications to listed documents.

Revision Guide Policy

Occasionally AMD identifies deviations from or changes to the specification of the AMD Duron Processor Model 3. These changes are documented in the *AMD Duron Processor Model 3 Revision Guide* as errata. Descriptions are written to assist system and software designers in using the AMD Duron Processor Model 3 and corrections to AMD's documentation on the AMD Duron Processor Model 3 are included. This release documents currently characterized product errata, but is not intended to document all errata that may be found in the processor.

1 Product Marking Identification

1.1 Production Marking



Note: Spaces are added to the number shown above for viewing clarity only.

Family/Architecture: D = AMD Duron™ Processor Model 3 Architecture

2 Product Errata

This section documents AMD Duron Processor Model 3 product errata. The errata are divided into categories to assist referencing particular errata. A unique tracking number for each erratum has been assigned within this document for user convenience in tracking the errata within specific revision levels. Table 1 cross-references the revisions of the processor to each erratum. An “X” indicates that the erratum applies to the stepping. The absence of an “X” indicates that the erratum does not apply to the stepping.

Note: There can be missing errata numbers. Errata that have been resolved from early revisions of the processor have been deleted, and errata that have been reconsidered may have been deleted or renumbered.

Table 1. Cross-Reference of Product Revision to Errata

Errata Numbers and Description	Revision Numbers	
	A0	A2
3 CPUID Instruction Reports Incorrect L2 Cache Size	X	
5 MCA Bus Unit Control Register MSR 408H Returns Incorrect Information	X	X
10 Resistance Value of the ZN and ZP Pins	X	
11 PLL Overshoot on Wake-Up from Disconnect Causes Auto-Compensation Circuit to Fail	X	X

3 CPUID Instruction Reports Incorrect L2 Cache Size

Products Affected. A0

Normal Specified Operation. The CPUID instruction should report a 64-Kbyte L2 Cache using extended function 8000_0006h.

Non-conformance. The CPUID instruction reports an incorrect L2 cache size as 1 Kbytes.

Potential Effect on System. System software that relies on the CPUID instruction for L2 cache information may not behave as expected.

Suggested Workaround. For Revision A0, system software should assume a 64-Kbyte L2 cache size. See Technical Note TN13—AMD Duron™ Processor Model 3 Rev. A0: CPUID Reporting of L2 Cache Size.

Resolution Status. Fixed in a future revision.

5 MCA Bus Unit Control Register MSR 408H Returns Incorrect Information

Products Affected. A0, A2

Normal Specified Operation. System reads to MSR 408h, MCA Bus Unit Control Register MC2_CTL, should return correct information—the lower 32 bits in EAX and all zeros for the upper 32 bits in EDX.

Non-conformance. A read to the Machine Check Architecture (MCA) Bus Unit Control MSR 408h (MC2_CTL) returns incorrect information in EDX. It returns the information stored in the upper 32 bits of the BU Status MSR 409h (MC2_STATUS) instead.

Potential Effect on System. If the system reads this MCA control register, the upper 32 bits, which are reported in EDX, can contain unexpected data.

Suggested Workaround. This register is only implemented as a 32-bit register. Ignore the upper 32 bits which are reported in EDX.

Resolution Status. No fix planned.

10 Resistance Value of the ZN and ZP Pins

Products Affected. A0

Normal Specified Operation. The ZN and ZP pins are specified such that the AMD system bus output drivers autocompensate to whatever resistance value is applied between ZN and VDD and ZP and VSS.

Non-conformance. The AMD system bus driver impedance is approximately 20 ohms higher than the applied resistor value.

Potential Effect on System. The AMD system bus signal quality for signals driven to the northbridge may be adversely affected.

Suggested Workaround. All motherboards should have ZN/ZP resistors set to approximately 20 ohms less than the characteristic board impedance.

Resolution Status. Fixed in future revisions.

Note: *When future revisions of the processor are used with motherboards implementing the workaround, the expected output impedance of the driver will continue to yield good signal quality. (For example, with a motherboard setting of 40 ohms for ZN and ZP, an old part that drives with a 60-ohm driver works properly. A revised part with a true 40-ohm driver also works properly.)*

11 PLL Overshoot on Wake-Up from Disconnect Causes Auto-Compensation Circuit to Fail

Products Affected. A0, A2

Normal Specified Operation. The AMD Duron Processor Model 3 PLL should return to the normal operating frequency when reconnecting to the system bus after a disconnect where the PLL was reduced to a lower operating frequency.

Non-conformance. The AMD Duron Processor Model 3 PLL can exceed the normal operating frequency when reconnecting to the system bus after a disconnect, causing a failure to maintain sufficient system bus I/O drive strength levels in the driver compensation circuit. The compensation circuit attempts to correct the drive strength, but if there is not sufficient time to perform this function, the system bus cannot operate properly.

Potential Effect on System. The system hangs.

Suggested Workaround. The event can be avoided through BIOS manipulation of the reconnect timing using the CLK_CTRL MSR. (See document number 24478, “AMD Athlon™ and AMD Duron™ Processor CLK_CTRL MSR Settings” for exact values.)

The time for the PLL to overshoot can be greatly shortened to reduce it to a very small time period that does not enable the failure, and the time between the rampup and the reconnect to the system bus can be increased such that a failure in the compensation circuit has enough time to recover before reconnecting to the bus.

Resolution Status. Fixed in future revisions.

3 Revision Determination

Table 2 shows the AMD Duron Processor Model 3 identification numbers returned by the CPUID instruction for each revision of the processor.

Table 2. CPUID Values for the Revisions of the AMD Duron™ Processor Model 3

Revision	CPUID
A0	630
A2	631

4 Technical and Documentation Support

4.1 Documentation Support

The following documents provide additional information regarding the operation of the AMD Duron Processor Model 3:

- *AMD Duron™ Processor Model 3 Data Sheet*, order# 23802
- *AMD-751™ System Controller Data Sheet*, order# 21910
- *AMD-756™ Peripheral Bus Controller Data Sheet*, order# 22548

For the latest updates, refer to www.amd.com and download the appropriate files.